7 months ago
1
In a large measurement towards strengthening Tamil Nadu’s semiconductor ecosystem, Guidance Tamil Nadu, successful concern with iVP Semi has launched the ‘TN 100 Chip Varsity’ programme.
Under this programme, Guidance Tamil Nadu and iVP Semi volition jointly enactment the instauration of a Statewide web of spot plan facilities embedded wrong engineering colleges. The task has a dual mandate: enabling the improvement of 100 caller spot designs and grooming 5,000 students successful precocious semiconductor plan skills annually.
An MoU formalising this collaboration was signed precocious astatine the TN Rising Coimbatore conclave, successful the beingness of Tamil Nadu Chief Minister M.K. Stalin. “We volition assistance successful establishing spot plan labs crossed world institutions successful Tamil Nadu. We volition springiness them definite products to design. And successful the adjacent 5 years, much than 1,000 products volition travel retired of colleges and universities successful the State,” P. Raja Manickam, CEO of iVP Semi, told The Hindu.
The programme volition place and onboard eligible colleges crossed Tamil Nadu, equipping them with industry-grade tools, curricula, and mentorship from planetary semiconductor experts. By exposing students to real-world spot improvement environments, the inaugural aims to make a future-ready workforce and importantly grow Tamil Nadu’s semiconductor endowment pool.
According to Mr. Manickam, a fewer colleges person already been zeroed successful for this project. Some much person reached out, helium said. SRM Institute of Science and Technology is 1 of the institutions and they person already been fixed chips for training. Through this initiative, iVP Semi aims to springiness 2-3 chips per college.
Tamil Nadu is betting large to drawback a large stock successful the semiconductor pie. In August 2025, the Tamil Nadu authorities sanctioned the Semiconductor Design Promotion Scheme nether its ₹500-crore Tamil Nadu Semiconductor Mission 2030 (TNSM 2030). The State is besides making a beardown propulsion to acceptable up Centres of Excellence (CoEs) to supply infrastructure required for spot design, testing, and validation.
